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I. MOTIVATION

D
UE TO the global nature of inductive coupling, extracted inductance models come in various forms and are derived using a myriad of simplifying approximations. For integrated circuit (IC) inductance extraction, the models are generally either in the form of port inductances based on simplified current path assumptions or described by a positive definite partial inductance matrix. By conservatively designing the interconnect structures as in [1] , the possibility of using two-dimensional (2-D) infinite line approximation models can be retained.
In all cases, combining these inductance models with the resistance and capacitance models for IC design and/or verification purposes is an extremely difficult task. When the models are based on 2-D field solutions, the inaccuracies associated with the noninfinite line effects can cause substantial errors. The complete positive definite three-dimensional (3-D) inductance matrices are easily generated using partial inductance [5] , [26] since, unlike the corresponding 3-D capacitance matrices, there is no matrix inversion step. However, the resulting matrix is gen- erally of unmanageable size and density such that it is not useful for analysis purposes. There are, however, numerous mutual inductance terms that have negligible magnitude and are, therefore, inconsequential in terms of their impact on subsequent analyses. A common approach to reduce the size of the inductance representation is to discard all couplings between segments that are further apart than a given window size. However, such sparsification approaches can render some of the eigenvalues of the partial inductance matrix negative. This leads to unstable equivalent circuit models even for the simplest on-chip structures while the full partial inductance representation is always positive definite.
As an empirical example, Fig. 1 shows an IC bus structure with a particular current pattern for which the simple truncation inductance model is unstable. Here, is the partial inductance matrix defined as (1) while is a diagonal matrix with the line resistances as diagonal elements.
Couplings from each line to lines within a cylindrical volume around it are unmodified; outside of this shell, couplings are set to zero. In Fig. 1 , only couplings up to the second neighbors are retained. Fig. 2 shows the normalized minimal radius for the cylindrical truncation window required for this bus to maintain the partial -matrix stability; the exact partial inductance matrix is positive definite. The dependence on the normalized bus width does not vary substantially with changing bus lengths, as seen in various curves in constant at the values given in Fig. 1 . For bus widths less than 5% of the bus length, the dependency in Fig. 2 is roughly linear, and the window needs to include nearly the entire bus to ensure stability. In this case, the diameter of the window must be in the order of the bus width. Such examples are typically encountered in on-chip bus structures, where any significant truncation will generally lead to unstable inductance approximations.
The exact partial inductance matrix is full, symmetric, and positive definite, but not diagonally dominant. Therefore, setting off-diagonal elements to zero may render the matrix indefinite, as evidenced by some negative eigenvalues. These negative eigenvalues are, in turn, associated with current patterns, which increase exponentially in amplitude over time. The eigenvalues of a large matrix are, in turn, strongly dependent on the elements of the matrix. If the elements set to zero are small enough, then all eigenvalues reduce in magnitude but remain positive. However, since the dependency of the eigenvalues on the elements is very complex, the smallest eigenvalues can become negative even if seemingly insignificant elements are removed from the matrix. Therefore, as shown in Fig. 2 , the relation between the truncation "window" size and the stability of the inductance matrix is very complex. A theoretical analysis of how large the window must be to ensure stability is very difficult and most likely not very useful since, as mentioned, even for simple interesting bus structures, the empirical analysis in Fig. 2 shows that nearly all couplings must be taken into account to ensure stability.
A spherical shell approach, which has been successfully applied to capacitance extraction in [13] and [16] , is only of limited use for inductance extraction since the conductors are not subdivided into pointlike surface panels but are rather segments of considerable length. However, if the currents within these segments are directed only in the length direction, which is in general a very good assumption for interconnect where inductance matters, and the current distribution over the cross sections of all segments are known, 1 we can generalize the spherical shell approach for use in efficient partial inductance extraction. Ellipsoid shells are a particularly useful generalization of the spher-ical shells for inductance extraction and will be discussed in more detail in Section III.
The equipotential shell method presented in this paper ensures the stability of the approximate on-chip inductance model but also reduces the size of the inductance representation to enable efficient circuit-level timing analyses. We prove that loop inductances are preserved by the equipotential shell approach as long as these loops are enclosed entirely within the shells of the segments composing the loops. Since the signal waveforms depend on the inductances of the current loops, not primarily the partial inductances, this ensures highly accurate circuit analyses based on our approximate inductance model.
We further discuss methods for sizing the shells in order to enclose loops carrying significant amounts of current and present a methodology to automate the task of sizing the window for inductance extraction. The details of integrating ellipsoid shells, which are a special case of the general equipotential shell approach, into existing inductance extraction tools are described. Both on-chip and system-level extraction examples are shown to demonstrate the utility and efficiency of the equipotential shell approach and the ellipsoid model in particular.
II. CALCULATION OF PARTIAL INDUCTANCE VALUES USING EQUIPOTENTIAL SHELLS
As shown via the bus example in Fig. 1 , a methodology that attempts simple truncation ignores long-distance couplings and keeps short-distance interaction unchanged. This can lead to indefinite inductance matrices, since this alteration of the partial inductance matrix does not correspond to a physically realizable change in the current distribution of the circuit. In contrast, the equipotential shell method adds artificial current distributions to the system in a physically realizable manner. For each current distribution already existing in the interconnect, an additional current distribution is placed on a equipotential surface of the original distribution such that it ideally compensates the vector potential of the original distribution outside of that surface (the shell surface). As a result, all long-distance couplings are "naturally" set to zero.
Obviously, this additional current will reduce the vector potential inside the shell, since the compensating current will flow opposite to the original current. Therefore, also all short-distance partial inductive couplings will be reduced. We will show in Section IV, however, that it is this modification of the near-field couplings that ensures the positive definiteness of the sparse inductance approximation. Furthermore, it is also shown that the loop inductances are exactly captured if the shell encloses the entire loop.
For the remainder of the paper, we assume that the original current distribution of a segment has a unique direction and can be written as . Its vector potential is parallel to and defined by its magnitude . This is not a significant restriction since, for on-chip circuitry, currents are largely limited to one current direction per segment. 2 is the magnitude of the vector potential caused by a unit current in positive current direction of segment . An equipotential surface about segment corresponds to a manifold on which is constant. See Fig. 3 for equipotential surfaces of a point and a filament current distribution.
We now consider adding a current distribution to the shell surface, which will compensate the original current's vector potential outside of the shell. Since the combined potential of the aggressor and the shell current must be continuous, the following must be satisfied on the shell surface :
Ignoring displacement currents and using the Coulomb gauge (see [23] ), we can derive from Maxwell's equations (3) which relates the current density distribution within the conductors to the magnetic vector potential they create. Looking only at the shell current distribution, we have current only on the equipotential surface and, by design, none within or outside of it. Therefore, we find that for the potential due to the shell currents for (4) everywhere but on the surface itself. It follows that is a harmonic function inside and outside of the shell since it satisfies Laplace's equation (4) there. Since harmonic functions are extremal on their boundaries (see [24] ), and the shell potential is, by construction in (2), constant on the shell surface, we find that the potential created by the shell current must be constant and equal to everywhere within the shell. Furthermore, since (5) is satisfied everywhere outside of the shell surface when only considering the currents of the aggressor and its shell, is also a harmonic function. Since harmonic functions are extremal on their boundaries and is zero by construction on the shell surface and at infinity, the shell potential is the negative of the original potential everywhere outside of the shell. It follows that the shell potential compensates the original potential outside the shell and shifts it by a constant value inside. When no shell currents are added to the system (the "exact" case), the partial inductance between an aggressor line and a victim line is (6) where is the angle between the positive current direction of line and the positive current direction of line . Following (2) , is shifted for segments and by (7) For cases where the victim segment intersects the shell surface of the aggressor, only the part of the victim segment within the shell of the aggressor segment contributes to the partial mutual inductance. In order to determine this, the shell surface must be known. For this we need to select a specific original current distribution for which equipotential surfaces can be determined. On-chip interconnect segments can be approximated as parallel bundles of filaments, which are linear segments with negligible cross section.
III. EQUIPOTENTIAL SHELLS FOR FILAMENT CURRENT DISTRIBUTIONS
To extend the equipotential shell concept to filament currents, we need to derive the potential for filaments. The potential of a unit current distribution along a filament is (8) where is an infinitesimal length element of the aggressor filament . For a filament of length and negligible cross section, the integral in (8) can be solved and written in cylindric coordinates as (9) Equating this to the nonzero constant , we find after some straightforward calculations with (10) Equation (10) shows that the equipotential surfaces are rotational ellipsoids with length and radius , specified by . We can use the implicit form of the equipotential surfaces for filaments in (10) to determine the portion of the victim filament , which is partially contained within the shell of an aggressor filament as shown in Fig. 4 . For parallel filaments, the intersection points of the victim filament with the shell of the aggressor filament can be found with (11) where is the perpendicular distance between the filaments and is the radius of the shell. For nonparallel filaments, a quadratic two-equation system needs to be solved to find the intersection points. If the victim is outside the shell of the aggressor, the mutual partial inductance value is zero. Otherwise, the length of the portion of the victim filament within the shell of the aggressor is determined and the partial inductance is (12) The actual implementation of (12) in an existing inductance extraction tool is quite simple. Since the geometrical information for the filaments and is available anyway for the exact inductance computation, we can determine by finding the intersection points of with the shell of before computing . If is zero, is zero as well; otherwise, we compute the exact inductive coupling between and the part of visible to , namely , with the existing inductance evaluation code. This code evaluates (6) and may be based on [5] or [25] . Then we subtract the potential shift in (12) , for which all values are known. The shell size parameter is either given independently for each aggressor filament or can be chosen as described later in (21) to reduce asymmetry of the modified partial inductance matrix. The value is the scalar product of the unit vectors pointing in the positive current directions defined for the filaments and . In this way, we have modified FastHenry [10] in order to analyze the examples shown in Section VI.
It should be noted that the use of ellipsoid shells in FastHenry does not lead to any memory overhead, since only the geometrical parameters are modified with which the partial inductance evaluation subroutines are called. Furthermore, since the resulting inductance matrix is now sparse, this leads to memory savings if appropriate data structures are used for storage.
Equations (11) and (12), which yield the intersection points of victims with the aggressor shell and the potential shift within the shell, are much simpler than the expressions that need to be evaluated for the partial inductance couplings [25] . Many of the couplings need not be evaluated anymore since the victim filaments are outside of the shell, leading to a reduction in runtime.
IV. PRESERVATION OF KEY CIRCUIT PROPERTIES WITH EQUIPOTENTIAL SHELLS
A. Preservation of Stability
By using equipotential shells for generating sparse partial inductance matrices, we preserve the stability of the resulting approximate matrix. The magnetostatic energy of a system of currents , is positive since the exact inductance matrix is positive definite for every physically realizable system. When shell currents are placed on equipotential surfaces, the total energy is (13) where original inductance matrix; inductance among the shell currents; coupling between shells and original currents. The inductance matrix using shells is , which has a system energy of (14) Since the current distribution of the shells is less dense than the original distribution, we also find that (15) When (15) is used in (14) , the following inequality results: (16) The right side of (16) is equal to half of the left side of (13) . It follows that is positive definite.
B. Conservation of Loop Inductance
Since the equipotential shell reduces the magnetic vector potential everywhere, all partial inductances are underestimated. However, partial inductance does not contain information about the actual current flow, or current loops, in the system. This information is captured only by the loop inductance. If the loop inductance is conserved, the circuit responses are very accurate. Consider the case for which the shells of the segments belonging to a specific conductor loop are large enough that within the shell of every segment, every other segment of the loop is contained. The expression for the total loop inductance is with (17) where is 1, if exactly one of the two currents ( or ) flows in the opposite direction to that assumed for in the partial inductance calculation; else is 1. Every partial inductance is shifted according to (7), transforming (17) to (18) Since we assumed a closed loop, this sum in (19) is the zero vector. As this is the case for all segments in the loop, the second double sum in (18) is zero and, therefore, we find (20) If the lengths of the segments become infinitesimally small, the loops become smooth, and this property is shown for arbitrary closed loops (see Fig. 5 ).
C. Symmetric Sparse Inductance Models
The only properties that are necessary for a successful approximation of the full partial inductance model are positive definiteness (stability) and accuracy (loop inductance conservation). We have shown these properties for our equipotential shell approach in the previous two sections.
Most currently available circuit simulation and interconnect analysis tools, however, require to be symmetric as well, since the inductive and capacitive couplings are modeled as evolved from circuits containing actual capacitors and inductor coil components. Because simulation algorithms like modified nodal analysis or the sparse tableau method do not require or to be symmetric, this restriction is actually embedded in the parsing and stenciling operations of the simulator. As such, it could easily be removed for accurate and more efficient modeling of and parasitics. In the following paragraphs, we will present a method to make our sparse partial inductance models symmetric for compatibility with today's simulators.
When using equipotential ellipsoid shells to sparsify, the interconnect inductance matrix is initially asymmetric but positive definite. While the strict use of equipotential spherical shells [14] avoids this complication, 3 this is an unnecessary restriction. If we choose the equipotential surface parameter to be (21) 3 For spherical shells, L is symmetric since the shift-truncated Green's function has spherical symmetry [14] .
where is a global constant governing shell sizing, 4 the lowest degree of asymmetry in the resulting sparse partial inductance matrix is achieved since, for two segments, which are entirely contained within each other's shell, the value by which the partial mutual inductances and are shifted is the same. The shift value is found by inserting (21) into (7) (22) If the two segments have the same length and are parallel, and will be the same since even if the segments intersect each other's shell, this constellation of the two parallel segments, including their shells, will be point symmetric (see small picture within Fig. 6 ). This is a very useful special case covering many of the bus structures for which inductance is an issue today. If the lengths of and are different or if and are at an angle to each other, and will be equal if and do not intersect each other's shell, since the potential shift in (22) is invariant to interchanging the indices and .
It follows that asymmetries in the partial inductance matrix will only occur for segment pairs and with or , for which at least one segment intersects the other's shell. Such a case is shown in Fig. 6 . Since the shell of filament 1 intersects filament 2 but not vice versa, and will be different.
A positive definite symmetric inductance matrix can still be formed by simply replacing both and by their average . Doing this for all asymmetric off-diagonal pairs is equivalent to replacing the original asymmetric partial inductance matrix by . Since the transpose of , is also positive definite, must be symmetric and positive definite. Positive definiteness of is ensured by using equipotential shells to sparsify the exact interconnect inductance matrix.
This method renders the inductance model symmetric, which is only required by today's simulators. While only affecting those pairs of off-diagonal elements that need to be made symmetric, it does add some additional error to the model. These asymmetries, however, will not degrade the accuracy much since the shells for all aggressor filaments have to be chosen large enough to entirely enclose all filaments, which carry significant amounts of return current for the given aggressor wire. Couplings to victim wires, which intersect the shell of that aggressor, are not significant for the circuit behavior since these wires are on the fringe or outside of the current return region. Methods for choosing the shell size appropriately to ensure this are discussed in the following section of this paper.
V. ACCURATE SIZING OF EQUIPOTENTIAL SHELLS
To preserve all significant loop inductance values of the original circuit, the shells must be large enough to encompass all of the significant loops. Given the design rules for on-chip power line spacings, one should make the shells large enough so that the each wire segment's shell minimally includes the nearest power and ground lines. A simple metric for determining the need to model a particular self inductance is the following. If the total line resistance, including the driver resistance, is smaller than the maximal self inductance impedance, the wire segment may comprise portions of nonnegligible loops. For mutual couplings, a similar metric can be applied, but the test is more difficult. The current in the aggressor can differ substantially from the current in the victim to which it is mutually coupled. Therefore, estimates for the time derivatives of these currents must be obtained in order to estimate the voltage induced by the aggressor segment across the victim as compared with the ohmic voltage drop along the victim. One possibility is to use technology information that is available in form of design rules to find shell sizes that are appropriate for the given structure, such as a few periods of a return grid structure or a periodic signal bus.
To establish a method for automatically sizing the extraction window, we must consider the circuit behavior for a full partial inductance matrix, which corresponds to a return current shell at infinity. When we decrease , the possible return current is constrained within the radius of .
At low frequency, the resistance dominates the total impedance. If the least resistance return path is outside the constrained return current shell and the mutuals outside are significant, the behavior of the approximated circuit model will deviate dramatically from that of the full partial inductance model. At high frequency, when the inductance dominates the impedance, the current will always take the tightest return path corresponding to the least inductance path. Therefore, the restriction of the return path within will not affect the subsequent circuit simulation results significantly for large frequencies. As a consequence, matching the low frequency behavior is the challenging problem for any sparse approximation over the frequency range of interest. Once a shell radius has been determined that satisfies the accuracy requirements for the low frequency case, the same accuracy requirements will be met for high frequencies as well.
The low frequency behavior of linear circuits is governed by the dominant, or smallest, poles of the circuit [18] . We know that the dominant poles of the circuit will stop changing with increasing as the added mutual inductances no longer affect the lowest frequency poles. Moments of the impulse response for an expansion about are known to be excellent indicators of dominant poles. Namely, the ratio of two successive moments,
, is known to quickly converge to the value of dominant pole with increasing [21] . In [18] , the moment ratio was used as a convergence criterion for the sparse approximation, since moments about are easily obtained. For most inductance extraction problems, mesh formulation is preferred since it requires a smaller number of unknown variables (mesh currents) compared to other types of formulation, e.g., modified nodal analysis, which solves for node voltages. However, for notational simplicity, we will explain moment computation using modified nodal analysis (MNA) formulation. For a linear circuit containing resistors and inductors, the frequency domain MNA formulation is (23) where contains the nodal voltages and the inductor currents, and represents the sources. The matrix contains the conductances and the connectivity information, and the matrix includes the partial inductance matrix as a block submatrix that is dependent. The first moment vector is given by (24) To compute the first moment vector, the matrix is LU factored. The matrix is very sparse and can be factored very efficiently in most cases, since it is nearly tri-diagonal for most inductance extraction problems. Only with floating conductors, the system must be expanded around some and , with higher density must be factored. This, however, does not apply for lines where inductance is an issue, since these lines are dc connected to either power or ground at all times. The higher order moment vectors are computed recursively using with (25) Since the matrix has already been factored, only forward and back substitutions are required to solve for these higher order moment vectors.
does not have to be factored. For each higher order moment, we multiply with a vector to obtain the right-hand-side vector in (25) . Importantly, such a process does not require inverting the coupling matrix, but the complexity would still be for the right-hand-side multiplication with the full coupling representation. However, by modeling long distance composite couplings with a hierarchical representation (see [3] and [4] ) or by using the equipotential shell approach presented in this paper, the complexity for this multiplication can be reduced to . Next, suppose that the output of interest is a linear combination of (26) Then, the moments of the output are obtained as (27) Note that is created and factored only once at the beginning of the shell sizing procedure. Starting out with a given minimal shell radius, for instance a small multiple of the minimal feature size of the interconnect system, a first, low-accuracy approximation of the capacitive and inductive coupling is generated using this small window size. Since the shell radius is very small, will be nearly diagonal and solving for the moment vectors will proceed quickly. We continue to increase the value of by a constant factor until the relative difference of the moment ratios of the last two values is smaller than a given relative error threshold. This indicates that a sufficient number of mutual inductive couplings has been included in the approximate partial inductance matrix. One can also calculate a few moments for the entire system, for a simplified version of the RLC circuit to get a first guess where the current loops are and start the moment ratio convergence procedure from there.
VI. APPLICATION AND COMPUTATIONAL RESULTS
Ellipsoid shells were added to FastHenry [10] to analyze different interconnect structures for varying . All inductance values in the graphs are loop inductances and all loop inductances have been normalized with respect to . Therefore, it follows that 1.0 represents the exact value as we compare the convergence graphs for different line widths, spacings and signal frequencies.
A. Multilayer Crossing Bus Structure
The circuit shown in Fig. 7 is similar to the test structure example 2A in [7] . The two signal lines on the middle layer M4 are 2. Ellipsoid shells with varying perpendicular size were applied while computing the loop self and mutual inductances. Unless otherwise noted, we assume that
GHz following the assumption in [7] . We also investigate the impact of the M3/M5 ground lines on the loop inductances by performing the simulations with and without M3/M5.
The graphs in Figs. 8 and 9 display results for the ports under test in Fig. 7 . The smaller the value of the shell radius for which the loop inductance reaches its full value, the smaller the actual current return radius. With increasing "window" size , the inductance increases nearly logarithmically until it reaches the final value well below the system size of 1.4 mm. For example, referring to the sparsity scale in Fig. 8 , even at 1 MHz a shell size of 200 m produces an approximation within 10% of the exact value while providing 90% sparsity of the inductance matrix for this relatively small structure. The average shell size necessary for a given level of accuracy is dependent mainly on the average current return radius. This radius is determined by the quality of the circuit design but not by the size of the circuit itself. We, therefore, expect the sparsity of the shell inductance models to grow closer and closer to 100% for increasing circuit sizes, such that the total number of couplings increases as , where is the number of segments. Furthermore, the relative accuracy provided by the equipotential shell approach is sufficient for the modeling of global interconnect during initial design stages. Here, even the global features of the on-chip interconnect are still in flux so modeling accuracy in the range of 1% is too much while modeling speed is of paramount importance at this point. Since the equipotential shell models presented here will be applied in these early design stages, 10% accuracy for inductance is sufficient.
For the later design verification phase, hierarchical extraction provides an even higher accuracy at runtime and memory cost. However, these hierarchical extraction results are of little use for subsequent simulation and timing analysis if they as, for instance, FastHenry [10] hand on those results as flattened (segment-to-segment) netlists rather than preserving the hierarchical structure in the circuit netlist. In this context, localized extraction is more efficient since it does not generate couplings that are not used in simulation afterwards.
There has been work on hierarchical equivalent circuit models (see [3] and [4] ), which preserve the efficient hierarchical structure from the extractor in the circuit netlist. This is, however, outside of the scope of this paper.
The convergence of the self and mutual inductance values for the two central signal lines in Fig. 7 are also shown in Figs. 8  and 9 . The value of , at which 1.0 is reached, indicates the actual current return radius. As expected for both self and mutual inductance, the graphs indicate a smaller current return radius for higher frequency and wider lines.
In Fig. 8 , the inductive impedance dominates for higher frequencies, so to minimize the impedance, the current naturally returns in smaller loops to decrease the loop inductance. For low frequencies, the ohmic impedance dominates and the current spreads further to reduce the resistance. In Fig. 9 , the required current return radius is smaller for the larger M4 return line width because more current can return near to the signal lines without increasing the ohmic contribution to the impedance.
In both cases, however, the exact loop inductance is reached for values of , which are significantly smaller than the system size. This allows a very sparse yet accurate representation of the inductive interaction within the interconnect, as indicated by the sparsity values on the horizontal axis in Figs. 8 and 9 . It is worth noting that in Figs. 8 and 9 , the approximate loop inductance value exceeds the exact value by a few percent before reaching the exact value. When the shell radius is slightly larger than the current return radius, then a fraction of the shell currents for the central signal lines are very close to the actual return currents in the return lines, creating an increased current in the returning direction. At the same time, a small fraction of the shell currents for the currents in the return lines are located near the actual currents in the signal lines. This leads to an increased total current in the signal lines. If the shell radius is slightly larger than the actual current return radius, the approximate loop inductance is slightly larger than the exact loop inductance since the total current (actual plus shell current) is slightly larger than the current in the same loop in the case without shells.
B. Packaging Periodic Signal Bus
Next, we consider two 30-conductor packaging examples from [18] , as shown in Fig. 10 . The length of the lines is 5 mm and the spacing between the lines is 2 mm. Both circuits have the same wire geometry but different connectivity. In order to consider the edge effect, we also model the vertical inductance effect in our extracted circuits.
Referring to the circuit in Fig. 10(a) , each signal line has its return path nearby. The for this circuit when the moment ratio reaches convergence (in Fig. 11 ; error below 1%) is about 3 mm (1.5 bus periods), which translates to 90% sparsity for the horizontal and 94% sparsity for the vertical partial inductance matrices. However, in the circuit in Fig. 10(b) , all of the signal lines share one return path and the at the moment ratio convergence point is 12 mm (six bus periods in Fig. 11 ). The sparsity for the horizontal and the vertical partial inductance matrices are 50% and 65%, respectively. Our methodology agrees with our understanding of good packaging design. Clearly, the circuit in Fig. 10(a) is a much better design with more localized return loops.
C. Signal Line Over Ground Plane
We consider the 2 cm 2 cm ground plane circuit in Fig. 12 . The plane is meshed into 20 segments in both the and directions of the plane. One 1.8-cm long signal line with width and height of 1 m runs 30 m above the plane and returns along the ground plane. With the external connectivity and the partial inductance matrix for the inductances, the moment ratio for the current flowing through the signal line is easily calculated and the results are plotted in Fig. 13 . The moment ratio reaches convergence at mm, meaning the dominant pole is no longer changing significantly as we add more mutuals. Therefore, we have a inductance matrix sparsity of 95%.
VII. CONCLUSION
We have presented an efficient method to sparsify on-chip partial inductance matrices while maintaining accuracy and numerical stability for subsequent analyses. Importantly, the proposed methodology is easy to implement for filaments in existing extraction tools and provides sufficient accuracy to be of great use for early design stages where details of the circuit layout are still in flux.
By applying a compensating current distribution onto an equipotential surface of a segment current, the segment vector potential is canceled outside and shifted by a constant inside the shell so that long distance couplings are compensated while ensuring stability. It has been shown that if all segments of a set of conductor loops are contained within all shells of those segments, the total self and mutual loop inductances of these loops are not affected. Criteria on how to determine where inductive coupling might be significant and how to select the optimal size of the shells were discussed, and a method for automated shell sizing was presented.
Results underscore the effectiveness in sparsifying the inductance matrix for common on-chip structures while demonstrating the ability of this method to determine current return patterns for design improvement.
